

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2002/0057750 A1 Nakao et al.

May 16, 2002 (43) Pub. Date:

(54) OFDM RECEIVER

(75) Inventors: Satoshi Nakao, Saitama-ken (JP); Kazuhiko Uchiyama, Saitama-ken (JP); Yuki Kuriki, Saitama-ken (JP); Katsuhiko Toki, Saitama-ken (JP); Toshihito Ichikawa, Saitama-ken (JP)

Correspondence Address: ARENT FOX KINTNER PLOTKIN & KAHN, PLLC Suite 600

1050 Connecticut Avenue, N.W. Washington, DC 20036-5339 (US)

- (73) Assignee: Pioneer Corporation
- (21) Appl. No.: 09/987,964
- Nov. 16, 2001 (22) Filed:


Foreign Application Priority Data (30)Nov. 16, 2000 (JP) 2000-349418


Publication Classification


(51) Int. Cl.⁷ (52) U.S. Cl.


ABSTRACT (57)

In one aspect of the invention, an OFDM receiver for receiving and demodulating OFDM signal comprises an automatic gain adjuster for adjusting the level of OFDM signal; a demodulator for demodulating a level-adjusted signal outputted from the automatic gain adjuster; a detector for detecting guard intervals contained in the OFDM signal; and a controller for controlling the automatic gain adjuster within the periods of guard intervals detected by the detector. In another aspect of the invention, an OFDM receiver includes a detector for detecting a level change of an OFDM signal and an automatic gain controller for adjusting the level of the OFDM signal in accordance with a signal level detected by the detector. The receiver further comprises: a controller for determining an actual signal receiving condition in accordance with a change in the signal level detected by the detector, and for setting gain control conditions of the automatic gain controller in accordance with a result of determination of an actual signal receiving condition.













FIG.4






FIG6




FIG.7

CHANNEL DECODER DIFFERENTIAL SYNCHRONISM PROCESSOR DECODER ᇤ SIGNAL LEVEL DETECTOR ARITHMETIC UNIT CONTROLLER AGC IQ SEPARATOR ADC RF SECTION

FIG.8 PRIOR ART




FIG.9 A

OFDM RECEIVER

BACKGROUND OF THE INVENTION

[0001] 1. Field of the Invention

[0002] The present invention relates to an OFDM (Orthogonal Frequency Division Multiplex) receiver having an automatic gain controller capable of automatically adjusting an arriving signal to an appropriate level.

[0003] The present invention also relates to an OFDM (Orthogonal Frequency Division Multiplex) receiver having an automatic gain controller capable of automatically adjusting an arriving signal to an appropriate level in view of an actual signal receiving condition.

[0004] The present application claims priority from Japanese Applications Nos. 2000-349418 and 2000-349419, the disclosure of which is incorporated herein by reference for all purposes.

[0005] 2. Description of the Related Prior Art

[0006] With the development of digital communication technique, people have tried to provide some highly valuable information such as audio data, traffic information as well as weather report with a high quality and at a high speed.

[0007] As to high quality communication, there has been known OFDM (Orthogonal Frequency Division Multiplex) method and DAB (Digital Audio Broadcasting) system using OFDM method.

[0008] With regard to DAB system, since its transmission environment will often suffer from a fading phenomenon which usually occur due to an interference caused by multi-pass, folding encoding is performed to treat a random error, while rd DQPSK (Differentially Encoded Quadrature Phase Shift Keying) is used in modulation to treat burst error, thereby effecting a desired interleave according to time axis and frequency, and thus ensuring an improvement in transmission quality.

[0009] On transmitter side such as broadcasting station, digital data containing digital audio data is OFDM-modulated to form an electromagnetic wave. On user's side equipped with a conventional receiver, the arriving electromagnetic wave will be processed in a manner shown in FIG. 8. Namely, the arriving electromagnetic wave is received by an antenna ANT. Radio frequency signal from the antenna ANT is converted in an RF section 1 into an intermediate frequency signal, and further converted into digital signal by an A/D converter 2, thereby generating a syniphase component signal I and an orthogonal component signal O in an IQ separator 3, adjusting the level of the syniphase component signal I and the orthogonal component signal Q in an AGC (Automatic Gain Control) circuit 4, and supplying these signals to Fourier transformer 5. The vector data of demodulated information supplied from the Fourier transformer 5 is differential-decoded in a differential decoder 6 in accordance with phase information relating to a predetermined number of carriers. Then, the decoded data is converted into serial digital data in a channel decoder 7, and is further converted into digital audio data in a source decoder (not shown).

[0010] Subsequently, synchronism demodulation is performed in the following manner. Namely, a synchronism

processor 8 detects a synchronism timing signal from the syniphase component signal I and the orthogonal component signal Q, while the detection result is supplied to a signal level detector 9. The signal level detector 9 operates in accordance with the detection result fed from the synchronism detector 8 so as to detect a signal level change in an output from the AGC circuit 4, in accordance with a predctermined timing in synchronism with the above synchronism timing. A result of the level detection is then fed to an arithmetic unit 10. Here, the arithmetic unit 10 operates according to an instruction from a controller 11, to automatically adjust an AGC gain of the AGC circuit in accordance with the result of the signal level detection. In this way, it is possible to inhibit an undesired level change of both the syniphase component signal I and the orthogonal component signal Q (all being supplied from the AGC circuit 4 to the Fourier transformer 5), thereby ensuring an appropriate demodulation.

[0011] Here, signal to be transmitted through the DAB (Digital Audio Broadcasting) system (hereinafter referred to as DAB signal) is produced in a format including a plurality of frames each having symbols #1+ #9, with each symbol having a guard interval positioned at the front head thereof, as shown in FIG. 9A. Further, between every two frames there is provided a WULL symbol for detecting a synchronism. In fact, each Null symbol is a non-modulated symbol and is set at a lower level than the guard intervals GI as well as symbols #1+ № In each frame. In this way, the synchronism processor 8 is capable of detecting a synchronism interpolation of the synchronism processor 8 is capable of detecting a synchronism timing by detecting the level of NULL symbols.

[0012] Further, a timing for adjusting an AGC gain of the AGC circuit 4 by controlling a feedback to the signal level detector 9 and a feedback to the arithmetic unit 10, is set at each period which is as short as possible, in synchronism with a synchronism timing detected from NULL symbols.

[0013] Namely, as shown in FIG. 9B, the gain control of AGC circuit 2 is performed at each time point ts which has been made extremely short.

[0014] Accordingly, by shortening the period of gain control of the AGC circuit 4, even if a portable receiver such as a portable radio receiver suffers from a change in signal receiving power due to a change in a transmission environment, such a change can be properly handled at a very quick speed.

[0015] Moreover, in an effective symbol period (FFT window) predetermined as a period for selecting a symbol to be demodulated, Fourier transformer 5 operates to Fourier-convert the symiphase component signal 1 and the orthogonal component signal Q outputted from the AGC circuit 4, thereby generating vector data of demodulated information.

[0016] However, although the above described convenional receiver is formed such that the period of gain control of the AGC circuit 4 can be made as short as possible, there is still existing the following problem. Namely, in order to obtain an appropriate electric power for receiving an arriving signal even in the case where an intensity of an arriving clectromagnetic wave has suddenly changed due to an interference such as a fading phenomenon, it is necessary to further increase the resolutions (time resolutions) of the synchronism processor 8, the signal level detector? 9 and the arithmetic unit 10, thus undesirably increasing the scales of these circuits.

[0017] Further, as shown in FIG. 9A and FIG. 9B, since the period of gain control of the AGC circuit 4 can be made as short as possible (i.e., resolution is increased) without having to pay attention to the position and length of each symbol, the gain control of the AGC circuit 4 can be performed even within each symbol, and the gain-controlled symphase component signal 1 and the gain-controlled orthogonal component signal Q are Fourier-converted (within range of FFI window) by the Fourier transformer 5. As a result, when the differential decoder 6 operates to differentially decode the vector data of demodulated information in accordance with a predetermined number (a plurality of) of carriers, a direct-going relation of each carrier is likely to collapse, thus rendering it impossible to perform an appropriate demodulation.

[0018] Besides, another problem associated with the above-described conventional portable type radio receiver can be described as follows

[0019] Namely, an output level of the IO separator 3 (when a movable receiver such as a portable type radio receiver is not in movement) is stored as a reference level. Then, when the receiver is moved and when an output level of the IO separator 3 has suddenly changed due to a change in the signal transmission condition, the gain control of the AGC circuit 4 is performed so as to adjust the suddenly changed output level to an appropriate level on the base of the above reference level. In this way, even if under a fading output level of the IO separator 3 has suddenly changed, such a sudden change can be quickly dealt with in a proper manner.

[0020] Then, the Furrier transformer S, during effective symbol intervals (FFT windows) prodetermined as periods for selecting symbols (to be demodulated), operates to Furrier-convert syniphase component signal 1 and to orthogonal component signal 0 (both outputted from the AGC circuit), thereby generating modulation information vector data.

[0021] With such a conventional receiver, an environment of receiving an electromagnetic wave arriving under a stabile condition (for example, the receiver is not moving) is used as a reference. However, when an electromagnetic wave arriving under an unstable condition (such as a fading condition) is received, and if there is a sudden change in the output level of the [O separator, it is necessary that the output level of the [O separator he AGC-controlled using the above stabile condition as a reference, thereby effecting a desired AGC control while at the same time keeping a desired balance between the stabile condition and the unstable condition

[9022] However, when the AGC control is performed and at the same time the above balance is to be maintained, it is usually impossible to perform an appropriate AGC control effective under varied signal receiving conditions. For example, if a stabile signal receiving condition is set as a reference condition, an undesired influence caused by sering a stable condition as a reference condition and IGC control performed under an unstable signal receiving condition. As a result, it is impossible to perform an appropriate AGC control under an unstable signal receiving condition.

SUMMARY OF THE INVENTION

[0023] An object of the present invention is to provide an improved receiver baving an improved demodulation character.

[0024] Another object of the present invention is to provide an improved OFDM receiver having an automatic gain controller capable of automatically adjusting a received signal to an appropriate level in accordance with an actual signal receiving condition.

[9025] According to one aspect of the present invention, there is provided an OFDM receiver for receiving and demodulating OFDM signal, the receiver comprising an automatic gain adjuster for adjusting the level of OFDM signal; a demodulator for demodulating a level-adjusted signal outputed from the automatic gain adjuster; a detector for detecting guard intervals contained in the OFDM signal; and a controller for controlling the automatic gain adjuster within the periods of guard intervals detected by the detector.

[0026] Specifically, the controller issues an instruction for level adjustment to the automatic gain adjuster, said issuance being performed within respective periods of a plurality of guard intervals detected by the detector.

[0027] In particular, the controller counts the number of guard intervals detected by the detector, and issues an instruction for level adjustment to the automatic gain adjuster one a counted value arrives at a predetermined number. Using the OFDM receiver of the present invention, it is possible to adjust, during guard intervals added in symbols (which are effective symbols to be demodulated), an arriving OFDD signal to a level suitable for demodulation. Namely, since it is not necessary to perform signal level adjustment during the periods of symbols (which are effective symbols to be demodulated), it is possible to improve the modulation character without bringing about any unfavorable influence when symbols (which are effective symbols to be demodulated).

[0028] According to another aspect of the present invention, there is provided another OFDM receiver including a detector for detecting a level change of an OFDM signal and an automatic gain controller for adjusting the level of the OFDM signal in accordance with a signal level detected by the detector, the receiver further comprising: a controller for determining an actual signal receiving condition in accordance with a change in the signal level detected by the detector, and for setting gain control conditions of the automatic gain controller in accordance with a result of determination of an actual signal receiving condition.

[0029] Specifically, the controller stores as history data an average value of previous level detection results, and uses the bistory data to determine a present signal receiving condition.

[0030] In particular, the controller determines an actual signal receiving condition in each predetermined period.

[0031] Moreover, the controller detects at least one of gain control period, level detection period, level control range for gain control and gain control amount.

[0032] With the use of the OFDM receiver of the present invention, it is possible to determine a signal receiving

condition in accordance with the level of a received OFDM signal, thereby performing a desired gain control of the OFDM signal, in accordance with an actual signal receiving condition. Therefore, it is possible to individually perform an appropriate gain control suitable for a stable signal receiving condition (such as a fading condition), thereby ensuring a quick demodulation suitable for either stable or unstable signal receiving condition.

BRIEF DESCRIPTION OF THE DRAWINGS

[0033] These and other objects and advantages of the present invention will become clear from the following description with reference to the accompanying drawings, wherein:

[0034] FIG. 1 is a block diagram showing an internal constitution of a receiver formed according to the present invention.

[0035] FIGS. 2A and 2B are explanatory views indicating an operation of the receiver shown in FIG. 1.

[0036] FIGS. 3A and 3B are explanatory views indicating another operation of the receiver shown in FIG. 1.

[0037] FIG. 4 is an explanatory view showing the format of DAB signal.

[0038] FIGS. 5A and 5B are explanatory views indicating another operation of the receiver shown in FIG. 1.

[0039] FIG. 6 is an explanatory view indicating another operation of the receiver shown in FIG. 1.

[0040] FIG. 7 is an explanatory view indicating another operation of the receiver shown in FIG. 1.

[0041] FIG. 8 is a block diagram showing an internal

constitution of a conventional receiver.

[0042] FIGS. 9A and 9B are explanatory views showing

[0042] FIGS. 9A and 9B are explanatory views showing some problems existing in the conventional receiver.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0043] In the following, a first embodiment of the present invention will be described by explaining a receiver for receiving an OFDM-modulated DAB signal. Here, FIG. 1 is a block diagram showing the constitution of a receiver formed according to the present invention, while FIG. 2 is used to explain an operation of the receiver shown in FIG.

[0044] Referring to FIG. 1, the receiver 12 of the present invention comprises an antenna ANT for receiving electromagnetic wave transmitted from an information transmitter such as a broadcasting station, an RF section 13 for converting RF signal SRF fed from the antenna ANT into an intermediate frequency signal SIF, an A/D cowerter 14 for converting the intermediate frequency signal SIF, an A/D cowerter 14 for converting the intermediate frequency signal SIF into digital signal, an IQ separator 15 for producing swiphase component signal 0 from the digital signal, an AGC (Automatic Gair Control) circuit 16, a Fourier transformer 17, a differential decoder 18, and a channel decoder 19.

[0045] The AGC circuit 16 is a variable-gain type digital filter which is adapted to adjust the syniphase component

signal I and the orthogonal component signal Q (separated in the IQ separator 15) to an appropriate level by virtue of gain control (which will be related in detail later).

[0046] The Fourier transformer 17 is adapted to Fourierconvert the gain-adjusted syniphase component signal I and the orthogonal component signal Q fed from the AGC circuit 16, thereby producing demodulation information vector data D. Namely, within FFT window having a predetermined time length, the syniphase component signal I and the orthogonal component signal Q fed from the AGC circuit I6 are Fourier-converted, thereby producing demodulation information vector data D.

[0447] The differential decoder 18 performs differential decoding in accordance with phase information relating to a predetermined number of carries (with respect to the demodulation information vector data D), and supply decoded data Dm to the channel decoder 19.

[0048] The channel decoder 19 is adapted to convert decoded data Dm fed from the differential decoder 18 into serial data Ds. For example, when digital audio data such as MPEG audio data is transmitted hereto as DAB signal, serial data Ds is outputted as MPEG audio data. Then, serial data Ds is converted into digital audio data by a source decoder (not shown).

[0049] Further, the receiver 12 is equipped with a synchronism processor 20, a signal level detector 21, an arithmetic unit 22, and a controller 23.

[0050] Here, the synchronism processor 20 is adapted to detect, in accordance with syniphase component signal and orthogonal component signal Q, the length of NULL symbol, the from teach position of each frame, the length of each symbol contained in each frame, and the number of symbols contained in each frame. The detection results are then supplied to the signal level detector 21 as well as the controller 23.

[0051] The signal level detector 21 is provided to detect, in synchronism with a predetermined timing instructed by the controller 23, the output signal level of the IQ separator 15, and supply detection results to the arithmetic unit 2 and the controller 23.

[0052] The arithmetic unit 22 is adapted to detect an output level changing amount of the 10 separator 15 in accordance with detection results fed from the signal level detector 21. The arithmetic unit 22 is also adapted to map gain-control parameter fed from the controller 23 and the output level changing amount, thereby generating a filter coefficient for inhibiting the output level change. The generated filter coefficient is then used to adjust the AGC gain of the AGC circuit 16. Further, a control signal instructing a timing for adjusting the AGC gain of the AGC circuit 16 is fed from the controller 23 to the arithmetic unit 22. In this way, the arithmetic unit 22 can operate to adjust the AGC gain of the AGC circuit 16 at a timing predetermined in accordance with the control signal. Then, the level-controlled syniphase component signal I and the level-controlled orthogonal component signal Q are fed to the Fourier converter 17.

[0053] The controller 23 operates, in accordance with detection results (length of NULL symbol, front head position of each frame, length of each symbol and the number of symbols contained in each frame) fed from the synchronism processor 20, determines a timing for the signal level detector 21 to detect the output level, and another timing for the arithmetic unit 22 to effect the gain control of the AGC circuit 16, and supplies these determined timings to the signal level detector 21 and the arithmetic unit 22.

[0054] The resolution of the arithmetic unit 22 depends on the resolution of the signal level detector 22. Accordingly, the controller 23 is able to change a response speed of the AGC circuit 16 by changing a detection timing of the signal level detector 21.

[0055] FIG. 2 is used to explain an operation of the receiver having the above-described constitution. In detail, FIG. 2A is used to show the format of DAB signal, FIG. 2B is used to show an advantage of the receiver 12 formed according to the present invention.

[0056] As described in the above, the synchronism processor 20 operates to detect (in accordance with syniphase component signal 1 and orthogonal component signal 0 fed from the 10 separator 15) the length of NUL1 symbol, the front head position of each frame, the length of each symbol contained in each frame, and the number of symbols contained in each frame. The detection results are then supplied to the simal level detector 21 and to the controller 23.

[0057] In this way, the controller 23 operates to decide a timing for the signal level detector 21 to detect the signal level, and another timing for the AGC circuit 16 to perform a gain control.

[0058] In fact, the present embodiment provides several algorithms for determining the above timings, which are set as so-called system programs in the controller 23. Accordingly, the microprocessor, (MPU) within the controller 23 will execute the algorithms designated by a user or a system manager. Actually, when each receiver 12 is shipped from a factory as a product, the receiver is processed so that specific algorithms are usually set in advance in it.

[9059] At first, with regard to any one of algorithms, as shown in FIG. 2A, the controller 23 operates to arithmetically operate the length of NULL symbol, the front head position of each frame, the length of each symbol contained in each frame, and the number of symbols contained in each frame, thereby detecting an initial position of each guard interval GI and issuing an instruction to the signal level detector 21 so as to detect an output level of the IQ separator 15 at each time point Tage (when GI is detected).

[0060] Further, after the passing of a predetermined delay time Ar, the controller 23 issues an instruction to the arithmetic unit 22 to effect the gain control of the AGC circuit 16. Accordingly, the arithmetic unit 22 operates adjust the AGC gain of the AGC circuit 16 at each time Tage-AT, so as to inhibit a signal level change detected by the signal level detector 21.

[0061] Here, although the delay time Ar is not shown in FIG. 2A, such a delay time is set at a length necessary for the signal level detector 21 to detect an output level of the IQ separator 15 and then send the detection result to the arithmetic unit 22. At this time, since the delay time Ar is an extremely short time period, such a delay time is deemed to be at the same time point as each time point Tay. [9062] Further, although a time point at which the AGC circuit 16 performs a gain control will become a later time point than each time point tage +At, since the arithmetic unit point than each time point tage +At, since the arithmetic unit Q2 is formed by high speed electronic device such as DPS (Digital Signal Processor) and FPGA (Field Programable Array), a time at which the gain control is performed is allowed to be deemed as substantially the same time point as each time point Tage.

[9063] As a result, as shown in FIG. 2B, the gain control by the AGC circuit 16 is performed within period of guard interval Gl. Then, the Furrier transformer 17 operates to Furrier convert the syniphase component signal 1 and the orthogonal component signal Q (gain-controlled at an appropriate level) within a period of the predetermined FIFT window, thereby generating demodulation information data D corresponding to each symbol.

[9064] In this way, since the gain-control of the AGC circuit I is a felteded within the period of guard interval GI (located at the front head of each symbol of each frame), when a differential decoding is performed by the differential decoder 18 in accordance with a predetermined number (a plurality) of carriers, it is possible to correctly maintain a direct-going relation of each carrier, thereby ensuring an improved demodulation character (as compared with a prior art of performing gain control within a symbol.)

[0063] Further, even if the above gain control is performed between continuously connected symbols and an electric power is different from one symbol to another, when the decoding process is carried out in the differential decoder 18, it is still possible to obtain correct phase information, thereby avoiding a possible deterioration of the demodulation character.

[0066] Moreover, since the above gain control is performed for each guard interval GI, it is not necessary to have a high resolution (which is necessary in a prior art).

[0067] Therefore, it is not necessary to increase the circuit scale, thereby simplifying the circuit.

[0068] In addition, since the period of each guard interval GI can be easily detected by detecting the positions and lengths of NULL symbols, it is possible to easily and precisely determine a gain control timing. Further, by using an extremely simple algorithm (program), it is possible to determine a gain-control timing with a high precision.

[0063] Besides, when receiving an electromagnetic wave delayed in a multi-pass condition, a result will be like that shown in second and third stages of FIG. 2B. Namely, although each symbol is at first delayed and then received, it is still possible for the Furrier transformer 17 to properly Furrier-convert the received delayed symbol only by determining a gain control time point tage, in accordance with the position and length of the NULL symbols obtained by receiving direct wave (electromagnetic wave directly transmitted from a base station).

[0070] Namely, in the case where a symbol shown in the first stage in Ffic. 2B has been obtained from a direct wave, once it is decided to perform a gain control at a time point tage during a guard interval GI, since: FTI windows with respect to the received delayed symbols (symbols at second and third stages) are set at time points later than tage, it is impossible for the AGC circuit 16 to perform the gain control within period of FFT window. As a result, when a decoding process is performed in the differential decoder 18, it is possible to realize a receiver robust in the multi-pass condition, without damaging the direct-going relation.

[0071] Next, FIG. 3 is referred and description will be given to explain a condition where an AGC circuit 16 performs the gain control in accordance with other algorithm.

[0072] FIG. 3A is used to show not a gain control performed by the AGC circuit 16 for each symbol, but a gain control performed by the AGC circuit 16 for a plurality of symbols.

[0073] Namely, guard intervals located at the respective front heads of the plurality of symbols contained in one frame are counted. Each time a counted value reaches a predetermined number, the AGC circuit 16 performs the gain control at each time point tage during a guard interval GI

[0074] At these time points tage, the controller 28 operates to detect the positions of all guard intervals GI, in accordance with the lengths of NULL symbols, the front head position of each frame, and the length of each symbol and the number of symbols contained within each frame. In this way, from the positions of all the guard intervals GI, it is allowed to select the positions of guard intervals GI in arithmetic or geometric progression relation obtained by the above counting process, thereby determining a time point tage for the AGC circuit 16 to perform a gain control during a period of a selected guard interval GI.

[0075] However, the method for selecting the positions of guard intervals GI in the predetermined arithmetic or geometric progression relation is only one typical example. It is in fact also possible to perform random selection.

[0076] In this way, when the AGC circuit 16 performs a gain control for a plurality of symbols, it is possible to obtain an effect of alleviating a burden on the controller 23.

[0077] Then, as shown in FIG. 3B, it is also possible for the AGC circuit 16 to perform a gain control only during a guard interval Gl next to a NULL symbol, i.e., performs gain control only once for each frame, thereby obtaining an effect of further alleviating a burden on the controller 23.

[0078] As described in the above, with the use of the receiver 12 formed according to the present invention, since the AGC circuit 16 is adapted to perform the gain control during each guard interval GI, it becomes possible to perform an appropriate AGC control and to simplify the circuit scale, without having to excessively increase the resolution.

[9079] Further, since the FIFT window set in the Furrier transformer 17 comes after a gain control is performed by the AGC circuit 16, it is possible to avoid a problem that a direct-going relation of each carrier collapses when a differential decoding is performed. Besides, it is possible to provide a robust receiver strong in a multi-pass condition.

[9080] Although it has been stated in the above description that the AGC circuit 16 performs a gain control at an initial time point during cach guard interval Gl, the present invention should not be limited to this specific embodiment. In fact, the AGC circuit 16 can perform a gain control at any time point during each guard interval Gl, thereby avoiding

a harmful influence to symbols when the AGC circuit 16 performs a gain control, thus effecting an appropriate adjustment corresponding to an actual application.

[0081] Further, although it has been described in the above that the controller 23 can determine a timing for the signal level detector 21 to detect an output level of the IQ separator 15 and another timing for the arithmetic unit 22 to cause the AGC circuit 16 to perform a gain control, it is also possible that the signal level detector 21 and the arithmetic unit 22 are allowed to decide their own operation timings themselves. Namely, once the controller 23 detects the start point of each frame and issues an instruction for performing AGC control to the signal level detector 21, the signal level detector 21 can operate in accordance with the length of NULL symbol, the front head of each frame, the length of each symbol and the number of symbols contained within each frame (these data are all supplied from the synchronism processor 20), thereby determining a timing for detecting the output level of the IQ separator 15, and then detecting such an output level. Subsequently, once the signal level detector 21 supplies the detected output level to the arithmetic unit 22, the arithmetic unit 22 will compute a filter factor for adjusting the gain of the AGC circuit 16 and thus perform an AGC control. Moreover, although the above description has been given to explain the receiver in which the AGC circuit 16 is connected at the rear side of the IO separator 15, it is also possible that the AGC circuit 16 can be connected at other position, e.g. at the rear side of RF section 13.

[0082] In addition, although the above description has been given to an example for receiving DAB signal, the receiver 12 of the present invention can also be used to receive OFDM signal (not having NULL symbol at the front head of each frame). In this way, it is possible to detect synchronism information from the OFDA signal and it is possible for the signal level detector 21 to detect a reception power in accordance with the detection results. As a result, it is possible to perform AGC control at other time points than symbol periods. Namely, the receiver 12 of the present embodiment is not limited to the reception of DAB signal, but also suitable for receiving OFDA signal, thereby exhibiting a desired universality.

[0083] The OFDM receiver of the present invention is adapted to adjust (during a guard interval period contains in an OFDM signal) an arriving OFDO signal to a level suitable for demodulation. Therefore, it is possible to improve a modulation character without bringing about any unfavorable influence when symbols (which are effective symbols to be demodulated) are demodulated.

[0084] In this way, it is possible to perform an appropriate AGC control and to simplify the circuit scale, without having to excessively increase the resolution. In the following, a second embodiment of the present invention will be described with reference to FIGS, 1, 4-7.

[0085] Referring to FIG. 1, the controller 23 operates to determine whether or not there is a change in the signal determine whether or not there is a change in the signal receiving condition, in accordance with the detection result (showing an output level of the IQ separator 150 supplied from the signal level detector 21. Then, taking into account an actual signal receiving condition, an AGC control timing is changed or an output level detecting capture range of the signal level detector 21 is changed, thereby sending an

instruction to the signal level detector 21 and the arithmetic unit 22 for changing a variable gain control amount of the AGC circuit 16.

[0086] In fact, since the resolution of the arithmetic unit 22 depends upon the resolution of the signal level detector 21, the controller 23 is enabled to change a response speed of the AGC circuit 16 by changing a detection timing of the signal level detector 21.

[0087] An operation of the receiver of the present embodiment will be described in the following with reference to FIG. 4 and FIG. 5.

[0088] As described in the above, the synchronism processor 20 operates to detect the length of NULL symbol, the front head position of each frame, the length of each symbol contained in each frame, and the number of symbols contained in each frame, in accordance with symiphase component signal 1 and orthogonal component signal [9] (fed from [10] separator 15. Further, the signal level detector 21 operates to detect the output level of the [10] separator 15, and the detection results are then supplied to the arithmetic unit 22 and the controller 23.

[0089] When the respective detection results are supplied to the controller 23 from the synchronism processor 20 and the signal level detector 21, the controller 23 will arithmetically process the length of NuLL symbol, the front head position of each frame, the length of each symbol contained in each frame, and the number of symbols contained in each frame, thereby detecting an initial position of each guard interval GI.

[0090] Further, a difference value is calculated showing a difference between an average value of level detection results supplied until the last time and a level detection result supplied from the signal level detector 21 at this time. If a difference value is within a predetermined standard range, a new average value obtained by using the level detection results supplied until the last time and a level detection results supplied at this time is calculated.

[0091] Namely, the controller 23 operates to store as its history data an average value of level detection results fed successively from the signal level detector 21. Thus, upon operates to obtain a difference value is within the predetermined standard range. If the difference value is within the predetermined standard range, an average value serving as history data is operated and stored again.

[0092] Then, if the above difference value corresponding to a newly supplied level detection result is within the predetermined standard range, instruction will be sent to the signal level detector 21 and the arithmetic unit 22 for maintaining AGC control conditions set in the AGC circuit 16.

[0093] In the controller 23 of the present embodiment, as AGC control conditions there have been set AGC control timing, an output level detecting capture range of the signal level detector 21, and a variable gain control amount of the AGC circuit. If the above difference value corresponding to a newly supplied level detection result is within the predetermined standard range, these AGC control conditions are maintained. [0094] For example, if the above difference value determined in accordance with the standard range is a value under a stable signal receiving condition, the AGC control conditions should be maintained as such, thereby performing an appropriate AGC control under the stable signal receiving condition.

[0095] In detail, as shown in FIG. 5A, the controller 23 operates to issue instruction to the arithmetic unit 22 for carrying out AGC control. In fact, such instruction is issued at the respective time points tage of discretely occurred guard intervals GI among detected guard intervals GI. At this time, the arithmetic unit 22 operates to generate a filter coefficient of the AGC circuit If 5e so as to perform gain adjustment at each time point tage, thereby realizing an appropriate AGC control under a stable signal receiving condition. Namely, when it is determined that a signal receiving condition is stable, the AGC control under AGC control under AGC control within all the detected guard intervals GI, but only within guard intervals existing in successive positions of arithmetic or geometric progression, thereby alleviating a burden on the AGC control.

[0096] Then, as shown in FIG. 5B, the Furrier transformer To operates to Furrier-convert (during a period of predetermined FFI window) the symiphase component signal I and orthogonal component signal Q which have all been gaincontrolled at an appropriate value, thereby generating demodulation information data D corresponding to each symbol.

[0097] On the other hand, if the above difference value corresponding to a newly supplied level detection result is not within the predetermined standard range, the controller 23 will determine that the signal receiving condition has changed, so as to erase an old average value and start to obtain a new average value. Further, old AGC control conditions set within the AGC circuit 16 are changed, thereby setting new AGC control conditions suitable for the changed signal receiving condition.

[0098] Namely, new AGC control conditions can be set by changing AGC control timing, an output level detecting capture range of the signal level detector 21, and a variable gain control amount of the AGC circuit 16.

[0099] For example, if signal is received under a fading condition and if the above difference value corresponding to a level detection result is not within the predetermined standard range, no untput level detecting capture range of the signal level detector 21 is enlarged and at the same time the variable gain control amount of the AGC circuit 16 is increased. Then, as shown in PIG. 6, an AGC control timing is changed-over so as to perform the AGC control within all the guard intervals GI, thereby effecting a quick AGC control even under an unstable signal receiving condition.

[0100] Further, once the above difference value corresponding to a newly supplied level detection result is again within the predetermined standard range, the controller 23 cm³ will determine that the signal receiving condition is stable, not will determine that the signal receiving condition is stable, and average value. In this way, the controller may return to an AGC control suitable for a stable signal receiving condition, as shown in FIG. 5A.

[0101] In this way, with the use of the receiver 12 of the present embodiment, an output level of the IO separator 15

is detected and a signal receiving condition is determined using the detection result. In this way, it is possible to perform an AGC control suitable for an actual signal receiving condition.

[0102] Further, since the FFF window set in the Furrier transformer 17 will come after the gain control is executed by the AGC circuit 16 (after a time point Tage), it is possible to prevent a problem that the direct-going relation of each carrier will collapse during differential decoding process, thereby improving the demodulation character.

[9083] Although it has been described in the present embodiment that the AGC control is performed during guard intervals GI, it is also possible to perform the AGC control during the periods of symbols (to be demodulated). Namely, if the controller 23 determines that a signal receiving condition is unstable (such as a fading condition), it is allowed to perform AGC control during the periods of symbols (to be demodulated) and to finely divide the periods of AGC control during sing resolution), in a manner shown in FIG. 7. In this way, even if there is a sudden change in tenesity of an arriving electromagnetic wave, it is still possible to perform quick AGC control corresponding to an actual signal receiving condition.

[0104] In the above description, it is related that the controller 23 operates to determine an actual signal receiving condition in accordance with a difference between an average value of levels previously detected by the signal level detector 21 and a newly detected result. However, it is also possible to employ some other different methods. For example, it is possible that during a predetermined period, a detected level is compared with a predetermined threshold value, so that if the detected level is larger than the threshold value, it is allowed to determine that the signal receiving condition at this time is unstable. In addition, it is also possible that guard intervals GI are counted, and that whenever the counted number arrives at a predetermined value, an output level of the IO separator 15 is detected, so that if the detected level is larger than the threshold value, it is allowed to determine that the signal receiving condition at this time is unstable.

(106) Although it has been described in the above that it is allowed to use a non-synchronism method for detecting an actual signal receiving condition (involving an investigation of an average value), it is also possible that an actual signal receiving condition may be detected in synchronism with a prodetermined period or a predetermined number of symmetric products of the product of the pro

[0106] Further, although it has been described in the above that the controller 23 can determine a timing for the signal level detector 21 to detect an output level of the 19 separation 55 and another timing for the arithmetic unit 22 to cause the AGC circuit 16 to perform gain control, it is also possible that the signal level detector 21 and the arithmetic unit 22 are allowed to deeidd their own operation timings themselves. Namely, once the controller 23 operates to determine a actual signal receiving condition and issue an instruction for performing AGC control to the signal level detector 21, and signal level detector 21 can be signal level detector 21 can be signal level detector 21 can be signal level detector 21 can operate in accordance with the length of roll 7 NULL symbol, the front bead of each frame, the length of each symbol and the number of symbols contained within each frame (they are all supplied from the synchronism processor 20), thereby determining a timing for detections of the signal processor of the synchronism processor 20), thereby determining a timing for detections.

ing the output level of the IQ separator 15, and then detecting such an output level. Subsequently, once the signal level detector 21 supplies the detected output level to the arithmetic unit 22, the arithmetic unit 22 will operate to set AGC control conditions (corresponding to an actual signal receiving condition) most suitable for adjusting the gain of the AGC circuit 16.

[0107] Moreover, although the above description has been given to explain the receiver in which the AGC circuit 16 is connected at the rear side of the IQ separator 15, it is also possible that the AGC circuit 16 can be connected at other position, e.g. at the rear side of RF section 13.

[0108] In addition, although the above description has been given to an example for receiving DAB signal, the receiver 12 of the present invention can also be used to receive OFDM signal (not having NULL symbol at the front head of each frame). In this way, it is possible to detect synchronism information from the OFDA signal and it is possible for the signal level detector 21 to detect a reception power in accordance with the detection results. As a result, it is possible to perform AGC control at other time points than symbol periods. Namely, the receiver 12 of the present embodiment is not limited to the reception of DAB signal, but also suitable for receiving OFDA signal, thereby exhibiting, a desired universality.

[0109] With the use of the OFDM receiver formed according to the present embodiment, since a signal receiving condition is detected in accordance with an actual signal receiving level of OFDM signal, and since the gain control of the OFDM signal may be performed individually corresponding to an actual signal receiving condition, it is possible to individually perform an appropriate gain control suitable for a stable signal receiving condition swell as an unstable signal receiving condition (such as fading condition), thereby ensuring a quick demodulation suitable for each stable or unstable signal receiving condition.

[0110] While the invention has been described in conjunction with preferred specific embodiment thereof, it will be understood that this description is intended to illustrate and not limit the scope of the invention, which is defined by the followine claims.

What is claimed is:

- An OFDM receiver for receiving and demodulating OFDM signal, the receiver comprising: an automatic gain adjuster for adjusting the level of OFDM signal;
 - a demodulator for demodulating a level-adjusted signal outputted from the automatic gain adjuster;
- a detector for detecting guard intervals contained in the OFDM signal; and
- a controller for controlling the automatic gain adjuster within the periods of guard intervals detected by the detector.
- 2. An OFDM receiver according to claim 1, wherein the controller issues an instruction for level adjustment to the automatic gain adjuster, said issuance being performed within respective periods of a plurality of guard intervals detected by the detector.
- 3. An OFDM receiver according to claim 1, wherein the controller counts the number of guard intervals detected by

the detector, and issues an instruction for level adjustment to the automatic gain adjuster once a counted value arrives at a predetermined number.

- 4. An OFDM receiver including a detector for detecting a level change of an OFDM signal and an automatic gain controller for adjusting the level of the OFDM signal in accordance with a signal level detected by the detector, the receiver further comprising.
 - a controller for determining an actual signal receiving condition in accordance with a change in the signal level detected by the detector, and for setting gain control conditions of the automatic gain controller in accordance with a result of determination of an actual signal receiving condition.
- 5. An OFDM receiver according to claim 4, wherein the controller stores as history data an average value of previous level detection results, and uses the history data to determine a present signal receiving condition.
- An OFDM receiver according to claim 4, wherein the controller determines an actual signal receiving condition in each predetermined period.
- 7. An OFDM receiver according to any one of claims 4 to 6, wherein the controller detects at least one of gain control period, level detection period, level control range for gain control and gain control amount.

.